

2161
15W

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

**SUPPLEMENTAL INFORMATION
DISCLOSURE STATEMENT**

Docket Number:
02885/93

Application Number
10/523,764

Filing Date
Aug. 2, 2005

Examiner
To be assigned

Art Unit
2161

Invention Title
DATA PROCESSING METHOD AND DEVICE

Inventor
Martin VORBACH et al.

Address to:

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on

Date: 10 Nov 2005

Signature: *Michelle Carnize*
NY 36094

SIR:


Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to **Kenyon & Kenyon LLP, deposit account 11-0600**.

☒ 1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. § 1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d) before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

☒ 2. English-language Abstract of the non-English language reference is attached hereto where required.

☒ 3. Since this application was filed after June 30, 2003, copies of any cited U.S. references are not included.


Respectfully submitted,



Dated: 10 Nov 2004

By: Michelle M. Carniaux (Reg. No. 36,098)
KENYON & KENYON LLP
One Broadway
New York, N.Y. 10004
(212) 425-7200 (telephone)
(212) 425-5288 (facsimile)

CUSTOMER NUMBER



SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/93	Serial No. 10/523,764
	Applicant(s) VORBACH et al.	
	Filing Date Aug. 2, 2005	Group Art Unit 2161

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,996,083	November 30, 1999	Gupta et al.			
	6,434,695	August 13, 2002	Esfahani et al.			
	6,542,844	April 1, 2003	Hanna			
	6,757,847	June 29, 2004	Farkash et al.			
	6,785,826	August 31, 2004	Durham et al.			
	US 2003/0192032	October 9, 2003	Andrade et al.			
	US 2001/0010074 A1	July 26, 2001	Nishihara et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	**0 726 532	August 14, 1996	EPO				
	8-44581	February 16, 1996	Japan				
	7-154242	June 16, 1995	Japan				
	58-58672	April 7, 1983	Japan				
	2-226423	September 10, 1990	Japan				
	5-276007	October 22, 1993	Japan				
	8-250685	September 27, 1996	Japan				
	2-130023	May 18, 1990	Japan				
	WO 01/55917	August 2, 2001	WIPO				
	WO 99/12111	March 11, 1999	WIPO				

OTHER DOCUMENTS

(** = was cited in earlier statement, but is re-cited to correct inadvertent errors)

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	**Baumgarte, V., et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany, 2001, 7 pages.
	Beck et al., "From control flow to data flow," TR 89-1050, October 1989, Dept. of Computer Science, Cornell University, Ithaca, NY, pp. 1-25.
	**Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998, 11 pages.
	**Cardoso, J.M.P., "Compilation of Java™ Algorithms onto Reconfigurable Computing Systems with Exploitation of Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000 (Table of Contents and English Abstract only).
	**Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999, 9 pages.
	**Hauser, J.R. et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley, IEEE, 1997, pages 24-33.
	**Maxfield, C., "Logic That Mutates While-U-Wait," EDN (Bur. Ed.) USA, EDN (European Edition), 7 November 1996, Cahners Publishing, USA, pp. 137-140, 142.

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/93	Serial No. 10/523,764
	Applicant(s) VORBACH et al.	
	Filing Date Aug. 2, 2005	Group Art Unit 2161

	Jantsch, Axel et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden, April 10, 1994 IEEE, pp. 111-118.
	**Myers, G. "Advances in Computer Architecture," Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc. , 1978, pp. 463-494.
	**Mirsky, E. et al, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157-166.
	Shirazi, et al., "Quantitative analysis of floating point arithmetic on FPGA based custom computing machines," IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, April 19-21, 1995, pp. 155-162.
	**Wada et al., "A Performance Evaluation of Tree-based Coherent Distributed Shared Memory" Proceedings of the Pacific RIM Conference on Communications, Comput and Signal Processing, Victoria, May 19-21 1993, pp. 390-393.
	Weinhardt, Markus et al., "Pipeline Vectorization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 2, February 2001, pp. 234-248.
	**XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H," product description, pp. 2-7, 2-9, 2-14, 2-15, 8-16, and 9-14.
EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	